Math 230 Assembly Programming (AKA Computer Organization) Spring 2008

MIPS Intro III – Branch Instructions

Feb 19, 2008

Lect 11

Adapted from slides developed for:

Mary J. Irwin PSU CSE331

Dave Patterson's UCB CS152

MIPS Instructions, so far

Category	Instr	Op Code	Example	Meaning
Arithmetic	add	0 and 32	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3
(n ionnat)	subtract	0 and 34	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3
Data	load word	35	lw \$s1, 100(\$s2)	\$s1 = Memory(\$s2+100)
(I format)	store word	43	sw \$s1, 100(\$s2)	Memory(\$s2+100) = \$s1

Review: MIPS Organization

Arithmetic instructions – to/from the register file

Load/store word and byte instructions – from/to memory



Smith Spring Feb-08

M230 L08.3

Remember the assembler code we compiled for the C statement

A[8] = A[2] - b

lw	\$t0,	8(\$s3)	#load A[2] into \$t0
sub	\$t0,	\$t0, \$s2	#subtract b from A[2]
SW	\$t0,	32(\$s3)	#store result in A[8]

Assemble the MIPS code for these three instructions

Remember the assembler code we compiled for the C statement

A[8] = A[2] - b

lw	\$t0,	8(\$s3)	#load A[2] into \$t0
sub	\$t0,	\$t0, \$s2	#subtract b from A[2]
SW	\$t0,	32(\$s3)	<pre>#store result in A[8]</pre>

Assemble the MIPS code for these three instructions

lw 35 19 8 8

Remember the assembler code we compiled for the C statement

A[8] = A[2] - b

lw	\$t0,	8(\$s3)	#load A[2] into \$t0
sub	\$t0,	\$t0, \$s2	#subtract b from A[2]
SW	\$t0,	32(\$s3)	<pre>#store result in A[8]</pre>

Assemble the MIPS code for these three instructions



Remember the assembler code we compiled for the C statement

$$A[8] = A[2] - b$$

lw	\$t0,	8(\$s3)	#load A[2] into \$t0
sub	\$t0,	\$t0, \$s2	#subtract b from A[2]
SW	\$t0,	32(\$s3)	<pre>#store result in A[8]</pre>

Assemble the MIPS code for these three instructions



Review: MIPS Data Types

<u>Bit</u>: 0, 1

Bit String: sequence of bits of a particular length

- 4 bits is a nibble
- 8 bits is a byte
- 16 bits is a half-word
- 32 bits is a word
- 64 bits is a double-word

Character:

ASCII 7 bit code

Decimal:

digits 0-9 encoded as 0000b thru 1001b two decimal digits packed per 8 bit byte

Integers: 2's complement

Floating Point

Beyond Numbers

Most computers use 8-bit bytes to represent characters with the American Std Code for Info Interchange (ASCII)

ASCII	Char	ASCII	Char	ASCII	Char	ASCII	Char	ASCII	Char	ASCII	Char
0	Null	32	space	48	0	64	@	96	``	112	р
1		33	!	49	1	65	Α	97	а	113	q
2		34	"	50	2	66	В	98	b	114	r
3		35	#	51	3	67	С	99	С	115	S
4	EOT	36	\$	52	4	68	D	100	d	116	t
5		37	%	53	5	69	E	101	е	117	u
6	ACK	38	&	54	6	70	F	102	f	118	V
7		39	ſ	55	7	71	G	103	g	119	w
8	bksp	40	(56	8	72	Н	104	h	120	Х
9	tab	41)	57	9	73	I	105	i	121	у
10	LF	42	*	58	:	74	J	106	j	122	Z
11		43	+	59	,	75	К	107	k	123	{
12	FF	44	,	60	<	76	L	108	I	124	
			_								
15		47	/	63	?	79	0	111	0	127	DEL

So, we need instructions to move bytes around

Loading and Storing Bytes

MIPS provides special instructions to move bytes

- lb \$t0, 1(\$s3) #load byte from memory
- sb \$t0, 6(\$s3) #store byte to memory

op rs	rt	16 bit number
-------	----	---------------

□ What 8 bits get loaded and stored?

- load byte places the byte from memory in the rightmost 8 bits of the destination register
 - what happens to the other bits in the register?
- store byte takes the byte from the rightmost 8 bits of a register and writes it to a byte in memory

Given following code sequence and memory state (contents are given in hexadecimal), what is the state of the memory after executing the code?

> add \$s3, \$zero, \$zero lb \$t0, 1(\$s3) sb \$t0, 6(\$s3)



Smith Spring Feb-08

Given following code sequence and memory state (contents are given in hexadecimal), what is the state of the memory after executing the code?

> add \$s3, \$zero, \$zero lb \$t0, 1(\$s3) sb \$t0, 6(\$s3)



What value is left in \$t0?

\$t0 = 0x0000090

What if the machine were little Endian?

Word Address (Decimal)

Smith Spring Feb-08

Given following code sequence and memory state (contents are given in hexadecimal), what is the state of the memory after executing the code?

add \$s3, \$zero, \$zero
lb \$t0, 1(\$s3)
sb \$t0, 6(\$s3)
mem(4) = 0xFFF90FF



```
What value is left in $t0?
```

```
t0 = 0x0000090
```

What if the machine were little Endian?

Word Address (Decimal)

Given following code sequence and memory state (contents are given in hexadecimal), what is the state of the memory after executing the code?



```
What value is left in $t0?
```

t0 = 0x0000090

What if the machine were little Endian?

> mem(4) = 0xFF12FFFF\$t0 = 0x00000012

Smith Spring Feb-08

Category	Instr	Op Code	Example	Meaning
Arithmetic	add	0 and 32	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3
(R format)	subtract	0 and 34	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3
Data	load word	35	lw \$s1, 100(\$s2)	\$s1 = Memory(\$s2+100)
transfer	store word	43	sw \$s1, 100(\$s2)	Memory(\$s2+100) = \$s1
(I format)	load byte	32	lb \$s1, 101(\$s2)	\$s1 = Memory(\$s2+101)
	store byte	40	sb \$s1, 101(\$s2)	Memory(\$s2+101) = \$s1

Instructions for Making Decisions

- Decision making instructions
 - alter the control flow
 - i.e., change the "next" instruction to be executed

□ MIPS conditional branch instructions:

bne	\$s0,	\$s1,	Label	#go	to	Label	if	\$s0≠\$s1
beq	\$s0,	\$s1,	Label	#go	to	Label	if	\$s0=\$s1

Example: if (i==j) h = i + j;

bne \$s0, \$s1, Lab1 add \$s3, \$s0, \$s1 Lab1: ...

Assembling Branches

Instructions:

bne	\$s0,	\$s1,	Label	#go	to	Label	if	\$s0≠\$s1
beq	\$s0,	\$s1,	Label	#go	to	Label	if	\$s0=\$s1

Machine Formats:



□ How is the branch destination address specified?







- Could use a register (like lw and sw) and add to it the 16-bit offset
 - which register?
 - Instruction Address Register (PC = program counter)
 - its use is automatically implied by instruction
 - PC gets updated (PC+4) during the fetch cycle so that it holds the address of the next instruction
 - limits the branch distance to -2¹⁵ to +2¹⁵-1 instructions from the (instruction after the) branch instruction, but
 - most branches are local anyway (principle of locality)



- Could use a register (like lw and sw) and add to it the 16-bit offset
 - which register?
 - Instruction Address Register (PC = program counter)
 - its use is automatically implied by instruction
 - PC gets updated (PC+4) during the fetch cycle so that it holds the address of the next instruction
 - limits the branch distance to -2¹⁵ to +2¹⁵-1 instructions from the (instruction after the) branch instruction, but
 - most branches are local anyway (principle of locality)

Disassembling Branch Destinations

- The contents of the updated PC (PC+4) is added to the low order 16 bits of the branch instruction which is converted into a 32 bit value by
 - concatenated two low-order zeros to create an 18 bit number
 - sign-extending those 18 bits
- The result is written into the PC if the branch condition is true prior to the next Fetch cycle



Assembling Branches Example

Assembly code

bne \$s0, \$s1, Lab1 add \$s3, \$s0, \$s1 Lab1: ...

□ Machine Format of bne:



Assembling Branches Example

Assembly code

bne \$s0, \$s1, Lab1 add \$s3, \$s0, \$s1 Lab1: ...

□ Machine Format of bne:



Assembling Branches Example

Assembly code

bne \$s0, \$s1, Lab1 add \$s3, \$s0, \$s1 Lab1: ...

□ Machine Format of bne:



Remember

- After the bne instruction is fetched, the PC is updated to address the add instruction (PC = PC + 4).
- Two low-order zeros are concatenated to the offset number and that value, sign-extended, is added to the (updated) PC

M230 L08.15

MIPS Organization



Processor

Another Instruction for Changing Flow

MIPS also has an unconditional branch instruction or jump instruction:



Assembling Jumps

□ Instruction:

- j label #go to label
- Machine Format:



- How is the jump destination address specified?
 - As an absolute address formed by
 - concatenating the upper 4 bits of the current PC (now PC+4) to the 26-bit address and
 - concatenating 00 as the 2 low-order bits

Disassembling Jump Destinations

- The low order 26 bits of the jump instruction is converted into a 32 bit jump instruction destination address by
 - concatenated two low-order zeros to create a 28 bit (word) address and
 - concatenating the upper 4 bits of the current PC (now PC+4)
- to create a 32 bit instruction address that is placed into the PC prior to the next Fetch cycle

from the low order 26 bits of the jump instruction



	beq	\$s0,	\$s1,	Lab1
	add	\$s3,	\$s0,	\$s1
	j	Lab2		
Lab1:	sub	\$s3,	\$s0,	\$s1
Lab2:	• • •			

Assemble the MIPS machine code (in decimal is fine) for the following code sequence. Assume that the address of the beq instruction is 0x00400020 (hex address)

beq \$s0, \$s1, Lab1 add \$s3, \$s0, \$s1 j Lab2 sub \$s3, \$s0, \$s1 Lab1: Lab2: . . .

 0×00400020

4 16 17

2

	beq add i	\$s0, \$s3, Lab2	\$s1, \$s0,	Lab1 \$s1				
Lab1: Lab2:	sub	\$s3,	\$s0,	\$s1				
0x00400020		4		16	17		2	
0x00400024		0		16	17	19	0	32

	beq add j	\$s0, \$s3, Lab2	\$s1, \$s0,	Lab1 \$s1						
Lab1: Lab2:	sub	\$s3,	\$s0,	\$s1						
)x00400020		4		16	17				2	
)x00400024		0		16	17		19		0	32
)x00400028		2		0000	0100	0	• • •	0	0011	. 002

	beq add i	\$s0, \$s3, Lab2	\$s1, \$s0,	Lab1 \$s1						
Lab1: Lab2:	sub	\$s3,	\$s0,	\$s1						
0x00400020		4		16	17		2			
0x00400024		0		16	17	19	0	32		
0x00400028		2		0000	0100	0	0 001	.1 002		
		jmp ds	st =	(0x0)	0x04	0003 00) ₂ (00 ₂)		
		$= 0 \times 00400030$								







Compiling While Loops

□ Compile the assembly code for the C while loop where i is in \$s0, j is in \$s1, and k is in \$s2

while (i!=k)
 i=i+j;

Compiling While Loops

□ Compile the assembly code for the C while loop where i is in \$s0, j is in \$s1, and k is in \$s2

```
while (i!=k)
    i=i+j;
```

```
Loop: beq $$0, $$2, Exit
add $$0, $$0, $$1
j Loop
Exit: ...
```

More Instructions for Making Decisions

□ We have beg, bne, but what about branch-if-less-than?

□ New instruction:

slt \$t0, \$s0, \$s1 # if \$s0 < \$s1
 # then
 # \$t0 = 1
 # else
 # \$t0 = 0</pre>

Machine format:



Other Branch Instructions

- Can use slt, beq, bne, and the fixed value of 0 in register \$zero to create all relative conditions
 - less than blt \$s1, \$s2, Label

- less than or equal to ble \$s1, \$s2, Label
 greater than bgt \$s1, \$s2, Label
 great than or equal to bge \$s1, \$s2, Label
- As pseudo instructions recognized (and expanded) by the assembler
- The assembler needs a reserved register (\$at)
 - there are policy of use conventions for registers

Other Branch Instructions

- Can use slt, beq, bne, and the fixed value of 0 in register \$zero to create all relative conditions
 - less than blt \$s1, \$s2, Label

slt \$t0, \$s1, \$s2 #\$t0 set to 1 if

bne \$t0, \$zero, Label # \$s1 < \$s2

- less than or equal to ble \$s1, \$s2, Label
 greater than bgt \$s1, \$s2, Label
- great than or equal to bge \$s1, \$s2, Label
- As pseudo instructions recognized (and expanded) by the assembler
- □ The assembler needs a reserved register (\$at)
 - there are policy of use conventions for registers

Another Instruction for Changing Flow

- Most higher level languages have case or switch statements allowing the code to select one of many alternatives depending on a single value.
- □ Instruction:

Machine format:



Compiling a Case (Switch) Statement



add \$t1, \$s2, \$s2 #\$t1 = 2*kadd \$t1, \$t1, \$t1 = 4*kadd \$t1, \$t1, \$t4 #\$t1 = addr of JT[k]lw \$t0, 0(\$t1) #\$t0 = JT[k] jr \$t0 #jump based on \$t0 add \$s3, \$s0, \$s1 L0: #k=0 so h=i+jj Exit add \$s3, \$s0, \$s3 #k=1 so h=i+h L1: i Exit L2: sub \$s3, \$s0, \$s1 #k=2 so h=i-j Exit:

M230 L08.28

Smith Spring Feb-08