## Math 230 Assembly Programming (AKA Computer Organization) Spring 2008

MIPS Intro II

#### Lect 10

#### Feb 15, 2008

Adapted from slides developed for:

Mary J. Irwin PSU CSE331

Dave Patterson's UCB CS152

#### **MIPS Data Types**

<u>Bit</u>: 0, 1

Bit String: sequence of bits of a particular length

4 bits is a nibble

8 bits is a byte

16 bits is a half-word

32 bits (4 bytes) is a word

64 bits is a double-word

#### Character:

ASCII 7 bit code

#### Decimal:

digits 0-9 encoded as 0000b thru 1001b two decimal digits packed per 8 bit byte

Integers: 2's complement

#### Floating Point

### **Review: MIPS R3000 Instruction Set Architecture**

Instruction Categories	Registers
<ul><li>Load/Store</li><li>Computational</li></ul>	R0 - R31
<ul><li>Jump and Branch</li><li>Floating Point</li></ul>	
<ul> <li>coprocessor</li> <li>Memory Management</li> </ul>	PC HI
<ul> <li>Special</li> </ul>	LO

**3** Instruction Formats: all 32 bits wide

ОР	rs	rt	rd	sa	funct
ОР	rs	rt	imme	ediate	
OP jump target					

### **MIPS Instructions, so far**

Category	Instr	Op Code	Example	Meaning
Arithmetic	add	0 and 32	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3
(R format)	subtract	0 and 34	<b>sub</b> \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3
Data	load word	35	lw \$s1, 100(\$s2)	\$s1 = Memory(\$s2+100)
(I format)	store word	43	<b>sw</b> \$s1, 100(\$s2)	Memory(\$s2+100) = \$s1

- Memory is viewed as a large, single-dimension array, with an address
- □ A memory address is an index into the array



- Memory is viewed as a large, single-dimension array, with an address
- □ A memory address is an index into the array



- Memory is viewed as a large, single-dimension array, with an address
- □ A memory address is an index into the array



- Memory is viewed as a large, single-dimension array, with an address
- □ A memory address is an index into the array



- Memory is viewed as a large, single-dimension array, with an address
- □ A memory address is an index into the array



#### **Review: Naming Conventions for Registers**

\_

0	<b>\$zero</b> constant 0 (Hdware)
1	<b>\$at reserved for assembler</b>
2	\$v0 expression evaluation &
3	\$v1 function results
4	\$a0 arguments
5	\$a1
6	\$a2
7	\$a3
8	\$t0 temporary: caller saves
	(callee can clobber)
15	\$t7

16	\$s0 callee saves
	(caller can clobber)
23	\$s7
24	\$t8 temporary (cont'd)
25	\$t9
26	<b>\$k0</b> reserved for OS kernel
27	\$k1
28	\$gp pointer to global area
29	\$sp stack pointer
30	\$fp frame pointer
31	\$ra return address (Hdware)

#### Byte Addresses

- Since 8-bit bytes are so useful, most architectures address individual bytes in memory
- Therefore, the memory address of a word must be a multiple of 4 (alignment restriction)

Big Endian: leftmost byte is word address IBM 360/370, Motorola 68k, MIPS, Sparc, HP PA

□ Little Endian: rightmost byte is word address Intel 80x86, DEC Vax, DEC Alpha (Windows NT)

Big Endian: leftmost byte is word address
 Little Endian: rightmost byte is word address



Smith Spring 2008

leftmost byte is word address

Little Endian:

Big Endian:

rightmost byte is word address

little endian byte 0





leftmost byte is word address

Little Endian:

Big Endian:

rightmost byte is word address

little endian byte 0



leftmost byte is word address

Little Endian:

Big Endian:

rightmost byte is word address

little endian byte 0



The memory address is formed by summing the constant portion of the instruction and the contents of the second (base) register

Se3 holds 8	Memory	0110	24
	wemery	0101	20
		1100	16
		0 0 0 1	12
		0010	8
		1000	4
		0100	0
		Data	Word Address

lw \$t0, 4(\$s3) #what? is loaded into \$t0
sw \$t0, 8(\$s3) #\$t0 is stored where?

The memory address is formed by summing the constant portion of the instruction and the contents of the second (base) register

Ss3 holds 8	Memory	0110	24
	Wentery	0101	20
		1100	16
		0 0 0 1	12
		0010	8
		1000	4
		0100	0
		Data	Word Address

...0001 lw \$t0, 4(\$s3) #what? is loaded into \$t0 sw \$t0, 8(\$s3) #\$t0 is stored where?

The memory address is formed by summing the constant portion of the instruction and the contents of the second (base) register

ss3 holds 8	Memory	0110	24
	wentery	0101	20
		1100	16
		0 0 0 1	12
		0010	8
		1000	4
		0100	0
		Data	Word Address

...0001

lw \$t0, 4(\$s3) #what? is loaded into \$t0
sw \$t0, 8(\$s3) #\$t0 is stored where?
in location 16

The memory address is formed by summing the constant portion of the instruction and the contents of the second (base) register



...0001

lw \$t0, 4(\$s3) #what? is loaded into \$t0
sw \$t0, 8(\$s3) #\$t0 is stored where?
in location 16

#### **Compiling with Loads and Stores**

Assuming variable b is stored in \$s2 and that the base address of array A is in \$s3, what is the MIPS assembly code for the C statement



$$A[8] = A[2] - b$$

#### **Compiling with Loads and Stores**

Assuming variable b is stored in \$s2 and that the base address of array A is in \$s3, what is the MIPS assembly code for the C statement



$$A[8] = A[2] - b$$

sw \$t0, 32(\$s3)

#### **Compiling with a Variable Array Index**

Assuming A is an array of 50 elements whose base is in register \$s4, and variables b, c, and i are in \$s1, \$s2, and \$s3, respectively, what is the MIPS assembly code for the C statement

c = A[i] - b

add \$t1, \$s3, \$s3 #array index i is in \$s3
add \$t1, \$t1, \$t1 #temp reg \$t1 holds 4\*i

#### **Compiling with a Variable Array Index**

Assuming A is an array of 50 elements whose base is in register \$s4, and variables b, c, and i are in \$s1, \$s2, and \$s3, respectively, what is the MIPS assembly code for the C statement

c = A[i] - b

- add \$t1, \$s3, \$s3 #array index i is in \$s3
  add \$t1, \$t1, \$t1 #temp reg \$t1 holds 4\*i
- add \$t1, \$t1, \$s4 #addr of A[i]

lw \$t0, 0(\$t1)

sub \$s2, \$t0, \$s1

#### **Review: Unsigned Binary Representation**

Hex	Binarv	Decimal	
0x0000000	00000	0	
0x00000001	00001	1	
0x0000002	00010	2	
0x0000003	00011	3	
0x0000004	00100	4	
0x0000005	00101	5	
0x0000006	00110	6	1
0x0000007	00111	7	•
0x0000008	01000	8	
0x0000009	01001	9	
0xFFFFFFFC	11100	2 <sup>32</sup> - 4	
0xFFFFFFD	11101	2 <sup>32</sup> - 3	
0xFFFFFFE	11110	2 <sup>32</sup> - 2	
0xFFFFFFFF	11111	2 <sup>32</sup> - 1	



## **Review: Signed Binary Representation**

	2'sc binary	decimal
-2 <sup>3</sup> =	1000	-8
-(2 <sup>3</sup> - 1) =	1001	-7
	1010	-6
	1011	-5
	1100	-4
	1101	-3
	1110	-2
	1111	-1
	0000	0
	0001	1
	0010	2
	0011	3
	0100	4
	0101	5
	0110	6
2 <sup>3</sup> - 1 =	0111	7

<b>Review: Signed Binary F</b>	<u>Represen</u>	<u>tation</u>
	2'sc binary	decimal
-2 <sup>3</sup> =	1000	-8
-(2 <sup>3</sup> - 1) =	1001	-7
	1010	-6
	1011	-5
	1100	-4
	1101	-3
	1110	-2
	1111	-1
1010	0000	0
1010	0001	1
complement all the bits	0010	2
	0011	3
	0100	4
	0101	5
	0110	6
2 <sup>3</sup> - 1 =	0111	7

#### **Review: Signed Binary Representation** 2'sc binary decimal -23 = 1000 -8 $-(2^3 - 1) =$ 1001 -7 1010 -6 1011 -5 1100 -4 -3 1101 1011 1110 -2 1111 -1 and add a 1 0000 0 1010 0001 1 0010 2 complement all the bits 3 0011 0100 4 0101 5 0110 6 2<sup>3</sup> - 1 = 0111 7

Smith Spring 2008

- Instructions, like registers and words of data, are also 32 bits long
  - Example: add \$t0, \$s1, \$s2
  - registers have numbers \$t0=\$8, \$s1=\$17, \$s2=\$18
- Instruction Format:



- Instructions, like registers and words of data, are also 32 bits long
  - Example: add \$t0, \$s1, \$s2
  - registers have numbers \$t0=\$8, \$s1=\$17, \$s2=\$18

Instruction Format:

 op
 rs
 rd
 shamt
 funct

000000 10001 10010 01000 00000 100000

 Instructions, like registers and words of data, are also 32 bits long



 Instructions, like registers and words of data, are also 32 bits long



 Instructions, like registers and words of data, are also 32 bits long



ор	rs	rt	rd	shamt	funct	]
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	= 32 bits

#### **•** *op*

- **I** *IS*
- □ rt

#### □ rd

#### shamt

#### □ funct

ор	rs	rt	rd	shamt	funct	]
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	= 32 bits

• opcode indicating operation to be performed

- □ rs
- **u** rt
- □ rd
- shamt

#### funct

ор	rs	rt	rd	shamt	funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	= 32 bits

- opcode indicating operation to be performed
- □ *rs* address of the first register source operand
- □ rt
- □ rd
- shamt
- funct

ор	rs	rt	rd	shamt	funct	]
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	= 32 bits

- opcode indicating operation to be performed
- □ *rs* address of the first register source operand
- *rt* address of the second register source operand
- □ rd
- shamt
- funct

ор	rs	rt	rd	shamt	funct	]
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	= 32 bits

- opcode indicating operation to be performed
- □ *rs* address of the first register source operand
- *rt* address of the second register source operand
- **rd** the register destination address
- shamt
- funct

ор	rs	rt	rd	shamt	funct	]
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	= 32 bits

- opcode indicating operation to be performed
- □ *rs* address of the first register source operand
- *rt* address of the second register source operand
- **rd** the register destination address
- shamt shift amount (for shift instructions)

funct

ор	rs	rt	rd	shamt	funct	]
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	= 32 bits

- opcode indicating operation to be performed
- In the second second
- *rt* address of the second register source operand
- **rd** the register destination address
- shamt shift amount (for shift instructions)
- funct function code that selects the specific variant of the operation specified in the opcode field

- Consider the load-word and store-word instructions,
  - What would the regularity principle have us do?
  - New principle: Good design demands a compromise
- Introduce a new type of instruction format
  - I-type for data transfer instructions
  - previous format was R-type for register
- □ Example: 1w \$t0, 24(\$s2)



- Consider the load-word and store-word instructions,
  - What would the regularity principle have us do?
  - New principle: Good design demands a compromise
- Introduce a new type of instruction format
  - I-type for data transfer instructions
  - previous format was R-type for register



- Consider the load-word and store-word instructions,
  - What would the regularity principle have us do?
  - New principle: Good design demands a compromise
- Introduce a new type of instruction format
  - I-type for data transfer instructions
  - previous format was R-type for register



- Consider the load-word and store-word instructions,
  - What would the regularity principle have us do?
  - New principle: Good design demands a compromise
- Introduce a new type of instruction format
  - I-type for data transfer instructions
  - previous format was R-type for register



- Consider the load-word and store-word instructions,
  - What would the regularity principle have us do?
  - New principle: Good design demands a compromise
- Introduce a new type of instruction format
  - I-type for data transfer instructions
  - previous format was R-type for register



#### **Memory Address Location**

□ Example: 1w \$t0, 24(\$s2) Memory Oxfffffff  $24_{10} + \$s2 =$ 0x0000002 0x12004094 \$s2 0x000000c Note that the offset can 0x0000008 0x0000004 be positive or negative 0x00000000 data word address (hex)

#### **Memory Address Location**

□ Example: 1w \$t0, 24(\$s2) Memory Oxfffffff  $24_{10} + \$s2 =$ 0x0000002 ... 1001 0100 0x12004094 + . . . 0001 1000 \$s2 ... 1010 1100 = 0x120040ac 0x000000c

Note that the offset can be positive or negative



word address (hex)

0x0000008 0x0000004

0x00000000

data

□ Example: sw \$t0, 24(\$s2)











# **Review: MIPS Organization**

Arithmetic instructions – to/from the register file

Load/store word and byte instructions – from/to memory



M230 L10.31

Smith Spring 2008